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What is Electronic Packaging?
• It is not cardboard boxes and bubble wrap
• Electronic “Packaging” can have two basic 
meanings:
– First (Part) Level: The “envelope” of protection 
surrounding an active electronic element, and also the 
t i ti t t t it t th t id lderm na on sys em o connec   o e ou s e wor
– Second and Higher Levels: The assembly of parts to 
boards boards to slices slices to boxes boxes to,   ,   ,   
systems, instruments and spacecraft
• This discussion will cover examples of both      
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Why Package Electronic Parts?
• To protect the active element against:
– Handling
– Shock and vibration
– Contamination
– Light penetration or emission
• To provide a suitable system to make connection        
between the element and the printed wiring board
• To prevent conductive parts of the element from 
coming in contact with other conductive 
surfaces, unless intended
Active Element (Die)Envelope: Glass, 
Ceramic or Plastic
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DIODE
Package Options – Hermetic?
• Once, hermetic packages were the preferred option
• Now, few hermetic options for latest package technologies
– Development of new hermetic options unattractive
• Very high Non Recurring Expenses
• Very high technical difficulty
• Very low volume  
• Demanding customers
• Market is driven by consumer products
– Low cost
– High volume
R id t = Non hermetic mostly plastic– ap  urnover
– “Green”
– Minimized size
  ,  
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The “General” Package
• Typically, packages consist of the same basic 
features but achieve them in many ways:
– Functional elements - active die, passives etc.
I t t b t l t (2 l t )– n erconnec s e ween e emen s  or more e emen s
– A substrate
– Interconnects to the external I/O of the package       
– A protective package
– Interconnects to the next higher level of assembly
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Continuous Packaging Challenges
• I/O s, increasing number, decreasing pitch
• Heat Dissipation, (especially in space)
• Manufacturability
• Materials
Mechanical•
• Installation
• Testability
• Inspectability –Lunar Reconnaissance Orbiter (LRO), Built at GSFC, Launched with LCROSS, June 18,2009
• RoHS (Pb-free)
(Space Environment)
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Commercial, Non-hermetic Package (PBGA)   
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• High I/O count
• Large die
 
• Low cost
• High volume 
• Environmental protection
• Performance/Speed
 
• Limited life
• Automated installation
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• Ancillary parts
 
• Compact
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Space Challenges for Complex    
Non-hermetic Packages
• Vacuum:
– Outgassing, offgassing, property deterioration
• Foreign Object Debris (FOD)
– From the package threat to the system, or a threat to the package
• Shock and vibration  
– During launch, deployments and operation
• Thermal cycling
– Usually small range; high number of cycles in Low Earth Orbit (LEO)
• Thermal management
– Only conduction and radiation transfer heat
• Thousands of interconnects
– Opportunities for opens intermittent - possibly latent
ONE STRIKE 
AND YOU’RE  ,   
• Low volume assembly
– Limited automation, lots of rework
• Long life
 
OUT!
– Costs for space are high, make the most of the investment
• Novel hardware
– Lots of “one offs”
• Rigorous test and inspection
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– To try to find the latent threats to reliability
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Non-hermetic Package, With”Space” Features
(CCGA?)
– Cover
–Flip Chip Die 
Bump
–Substrate and 
Sn/Pb Column 
Grid Array –Di
e–Capacitor, 
Resistor etc.
–“Enclosed” 
Package 
Option–Underfill
 
Space Challenge Some Defenses
Vacuum Low out/off-gassing materials. Ceramics vs polymers. 
Shock and vibration Compliant / robust interconnects - wire bonds, solder balls, columns, conductive polymer 
Thermal cycling Compliant/robust interconnects, matched thermal expansion coefficients
Thermal management Heat  spreader in the lid and/or substrate, thermally conductive materials
Thousands of 
interconnects
Process control, planarity, solderability, substrate design
Low volume assembly Remains a challenge
Long life Good design materials parts and process control
To be presented at the 1st NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 22-24, 2010, NASA GSFC, Greenbelt, MD.
  , ,    
Novel hardware Test, test, test
Rigorous test and 
inspection
Testability and inspectability will always be challenges
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Hermeticity
• NASA prefers hermetic packages for critical 
applications
• Hermeticity is measureable, assuring package 
integrity
• Only 3 tests provide assurance for hermetic 
package integrity: 
– Hermeticity – nothing bad can get in
– Residual or Internal gas analysis – nothing bad is inside
– Particle Impact Noise Detection – no FOD inside
• NON-HERMETIC PACKAGE INTEGRITY IS HARD 
TO ASSESS NO 3 BASIC TESTS  -    
• Non-hermetic packages expose materials’ 
interfaces that are locked away in hermetic ones
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But What is Hermetic?
• Per MIL-PRF-38534 Appx E and 38535 Appx A, 
hermetic packages must consist of metals, ceramic 
and glass in combinations ONLY, no polymerics
• Meets aggressive leak rate test limits
– Verifies low rate of gas escape/ atmospheric interchange
– Even so, small volume packages meeting “tight limits” 
theoretically exchange their atmosphere very quickly:     
• 0.001 cc, exchanges 93% in 1 month at 5X10-8 atmosphere/cc/sec!
• 1.0cc, 96% in 10 years at 1 X 10-8
– Even large packages with quite small leaks can surprise
• 10 cc, 96% in 1 year at 1 X 10-6 !
F li ti i h ?• or app ca ons n space vacuum w y care
– Risk for contamination on the ground
– Risk for outgassing in vacuum
To be presented at the 1st NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 22-24, 2010, NASA GSFC, Greenbelt, MD.
    
12
Non-hermetic Package Variations
• Current and future package options mix and match 
elements in almost infinite combinations    
• Elements include:
– Wire bonds
B ll i t t– a  n erconnec s
– Solder joints
– Conductive epoxies
– Vias
– Multi-layer substrates
– Multiple chips, active and passive (hybrid?)
– Stacking of components
– Embedded actives and passives
– Polymers
– Ceramics
– Enclosures/encapsulants 
– Thermal control features
To be presented at the 1st NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 22-24, 2010, NASA GSFC, Greenbelt, MD.
  
13
Some Large Device Package Options     
–AMKO
Embedded Capacitor
R
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Some Large Device Package Options     
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From Amkor’s Website http://www.amkor.com/go/packaging
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More Complexity is Coming
• Stacking of chips to provide a third dimension of 
density and complexity  
– Stacking of Field Programmable Gate Arrays (FPGAs) 
appears imminent
– Stacking of memory die is “old hat”
– Through-silicon vias instead of bond wires
• Maintain speed and allow lots of I/Os      
• High volumetric efficiency
– Significant manufacturability challenges 
• Material and dimensional interfaces
• Testability
– Significant usability challenges
• Design complexity
• Handling, testing, rework/replace, risk management
• Cost versus benefit trades
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MIL-PRF-38535, Class Y
• Y Not Non-hermetic for Space?
• Proposed new class for M38535 monolithic microcircuits    ,  
• Class Y will be for Space level non-hermetic
• Class V will be defined as hermetic only
• Addition to Appendix B, “Space Application”
• Package-specific  “package integrity” test requirements 
proposed by manufacturer, approved by DSCC and       
government space
• The Package Integrity Test Plan must address:
P t ti l t i l d d ti– o en a  ma er a s egra a on
– Interconnect reliability
– Thermal management
– Resistance to processing stresses
– Thermo-mechanical stresses
• G12 Task Group established 01/13/01
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Level 2 Packaging Evolution
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Embedded Layer
Embedded Technologies + and -
• Advantages:
Increases volumetric efficiency reduces parts count on–    –     
Printed Wiring Board (PWB) surface
– Enhances performance – speed
– Increases reliability (reduces number of solder joints)
– Distributes heat more evenly
Aid hi h l d ti d d t– s g  vo ume pro uc on an  re uces cos
• Challenges:
Design/layout introduces constraints complicates re spin–  –  ,  -  
– PWB quality – more difficult PWB fabrication
– PWB robustness – material mismatches
– Testing – can’t access individual parts
– Rework and repair – problems buried inside PWB
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– “One-offs”  
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NEPP Activities
• Continuous surveillance of emerging trends
• Have evaluated embedded passives   
– Partnering with Navy Crane
– Quite mature technologies, bulk capacitive layer
– Works but “space” low quantities a challenge
• Have tried to evaluate a novel, flexible, embedded 
active-die technology
– Considerable promise
Beset by technical problems particularly die thinning–    ,   
– Consider revisiting as technology improves
• Initial evaluations of technical readiness of die       
thinning, through-hole vias and advance die 
stacking are needed
To be presented at the 1st NASA Electronic Parts and Packaging (NEPP) Program Electronic Technology Workshop June 22-24, 2010, NASA GSFC, Greenbelt, MD.
• Continue development of Class Y concept
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